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The introduction of accelerator devices such as graphics processing units (GPUs) has had profound impact on molecular
dynamics simulations and has enabled order-of-magnitude performance advances using commodity hardware. To fully
reap these benefits, it has been necessary to reformulate some of the most fundamental algorithms, including the Verlet
list, pair searching and cut-offs. Here, we present the heterogeneous parallelization and acceleration design of molecular
dynamics implemented in the GROMACS codebase over the last decade. The setup involves a general cluster-based
approach to pair lists and non-bonded pair interactions that utilizes both GPUs and CPU SIMD acceleration efficiently,
including the ability to load-balance tasks between CPUs and GPUs. The algorithm work efficiency is tuned for each
type of hardware, and to use accelerators more efficiently we introduce dual pair lists with rolling pruning updates.
Combined with new direct GPU-GPU communication as well as GPU integration, this enables excellent performance
from single GPU simulations through strong scaling across multiple GPUs and efficient multi-node parallelization.
I. INTRODUCTION
Molecular dynamics (MD) simulation has had tremendous
success in a number of application areas the last two decades,
in part due to hardware improvements that have enabled stud-
ies of systems and timescales that were previously not fea-
sible. These advances have also made it possible to intro-
duce better algorithms and longer simulations have enabled
more accurate calibration of force fields against experimen-
tal data, all of which have contributed to increasing trust in
computational studies. However, the high computational cost
of evaluating forces between all particles combined with in-
tegrating over short time steps (∼2fs) has led to fundamental
challenges for the field as the speed of individual processor
cores is no longer increasing. Without algorithms that can
better exploit new parallel hardware, the timescales accessi-
ble in simulations will hit a brick wall. Unlike some other
fields, improving resolution by increasing the model detail,
e.g. with quantum effects or increasing the size of the sys-
tem, cannot replace reaching longer timescales. In most cases
molecular dynamics targeting a specific application depends
critically on achieving faster simulations by reducing the time
each MD step takes.
One successful recent approach has been the introduction of
enhanced sampling based on ensembles of simulations. When
combined with parallelization of individual runs, this makes it
possible to use the largest high performance computing (HPC)
resources in the world to study even small systems. However,
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even for HPC systems a high rate of producing trajectories is
imperative to sample dynamics covering adequate timescales,
which means cost-efficiency and throughput are of paramount
importance1.
The design choices in GROMACS are guided by a bottom-
up approach to parallelization and optimization, partly due to
the code’s roots of high performance on cost-efficient hard-
ware. This is not without challenges; good arguments can be
made for focusing either top-down on scaling or just sticking
to single-GPU simulations. However, by employing state-of-
the-art algorithms and efficient parallel implementations the
code is able to target hardware and efficiently parallelize from
the lowest level of SIMD (single instruction, multiple data)
vector units to multiple cores and caches, accelerators, and
distributed-memory HPC resources.
We believe this approach makes great use of limited com-
pute resources to improve research productivity2,3, and it is in-
creasingly enabling higher absolute performance on any given
resource. Exploiting low-level parallelism can be tedious and
has often been avoided in favor of using more hardware to
achieve the desired time-to-solution. However, the evolution
of hardware is making this trade-off increasingly difficult.
The end of microprocessor frequency scaling and the con-
sequent increase in hardware parallelism means that target-
ing all levels of parallelism is a necessity rather than option.
The MD community has been at the forefront of investing in
this direction4–7, and our early work on scalable algorithms8,
fine-grained parallelism9 and low-level portable paralleliza-
tion abstractions10 have been previous steps on this path.
Accelerators such as GPUs are expected to provide the ma-
jority of raw FLOPS in upcoming Exascale machines. How-
ever, the impact of GPUs can also be seen in low- to mid-
range capacity computing, especially in fields like MD that
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2have been able to utilize the high instruction throughput as
well as single precision capabilities; this has had particularly
high impact in making consumer GPU hardware available for
scientific computing.
While algorithms with large amounts of fine-grained par-
allelism are well-suited to GPUs, tasks with little parallelism
or irregular data-access are better suited to CPU architectures.
Accelerators have become increasingly flexible, but still re-
quire host systems equipped with a CPU. While there has
been some convergence of architectures, the difference be-
tween latency- and throughput-optimized functional units is
fundamental, and utilizing each of them for the tasks at which
they are best suited requires heterogeneous parallelization.
This typically employs the CPU also for scheduling work,
transferring data and launching computation on the acceler-
ator, as well as inter- and intra-node communication. Accel-
erator tasks are launched asynchronously using APIs such as
CUDA, OpenCL or SYCL to allow concurrent CPU–GPU ex-
ecution. The heterogeneous parallelization model adds com-
plexity which comes at a cost, both in terms of hardware (la-
tency, complex topology) and programmability, but it pro-
vides flexibility (every single algorithm does not need to be
implemented on the accelerator) and opportunities for higher
performance. Heterogeneous systems are evolving fast with
very tightly coupled compute units, but the heterogeneity in
HPC will remain and is likely best addressed explicitly.
Our first GPU support was introduced in GROMACS 4.511
and relied on a homogeneous acceleration by implementing
the entire MD calculation on the GPU. The same approach has
been used by several codes (e.g. ACEMD12, AMBER13,14,
HOOMD-blue15, FENZI16, DESMOND-GPU17) and has the
benefit that it keeps the GPU busy, avoiding communication
as long as scaling is not a concern. However, this first ap-
proach also had shortcomings: only algorithms ported to the
GPU can be used in simulations, which limits applicability in
large community codes. Implementing the full set of MD al-
gorithms on all accelerator frameworks is not practical from
porting and maintenance concerns. In addition, our experi-
ence showed that outperforming the highly optimized CPU
code in GROMACS by only relying on GPUs was difficult, es-
pecially in parallel runs where the CPU-accelerated code ex-
cels. To make use of GPUs without giving up feature support,
while providing speedup to as many simulation use-cases as
possible, utilizing both CPU and GPU in heterogeneous par-
allelization was necessary.
Heterogeneous offload is employed by several MD codes
(NAMD18, LAMMPS19, CHARMM20, or GENESIS21).
However, here too the GROMACS CPU performance pro-
vided a challenge: since the tuned CPU SIMD kernels are
already capable of achieving iteration rates around 1 ms per
step without GPU acceleration, the relative speedup of adding
an accelerator was less impressive at the time.
To address this, we started from scratch by recasting al-
gorithms into a future-proof form to exploit both GPUs and
CPUs (including multiple devices) to provide very high ab-
solute performance while supporting virtually all features no
matter what hardware is available. The pair-interaction cal-
culation was redesigned with a cluster pair algorithm9 to fit
Bonded F
PME F
Integration
Domain decomp.
Pair search
Non-bondedpair F
Reduce
F
Other F
Figure 1. Structure of an MD step. There is concurrency available for
parallelization both for different force terms and within tasks (hori-
zontal bars). The inner (grey) loop only computes forces and inte-
grates, while the less frequent outer loop (blue dashed) involves tasks
to decompose the problem.
modern architectures, which replaces the traditional Verlet list
based on particles. Clusters are optimized to fit the hardware,
and the classical cut-off setup has evolved into accuracy-
based approaches for simulation settings to allow multi-level
load balancing and on-the-fly tuning based on system prop-
erties. Together with CPU SIMD parallelization and multi-
threading22, this has allowed efficient offloading of short-
range non-bonded calculations to GPUs and brought major
gains in performance23.
New algorithms and the heterogeneous acceleration frame-
work have made it possible to track track the shift towards
dense heterogeneous machines and balancing CPU/GPU uti-
lization by offloading more work to powerful accelerators.1
The most recent release has almost come full circle to al-
low offloading full MD steps, but this version also supports
most features of the MD engine by utilizing both CPUs and
GPUs, it targets multiple accelerator architectures, and pro-
vides scaling both across multiple accelerator devices and
multiple nodes. This bottom-up heterogeneous acceleration
approach provides flexibility, portability and performance for
a wide range of target architectures, ranging from laptops to
supercomputers and from CPU-only machines to dense multi-
GPU clusters. Below we present the algorithms and imple-
mentations that have enabled it.
II. COMPUTATIONAL CHALLENGES IN MD
SIMULATIONS
The core of classical MD is the time-evolution of parti-
cle systems by numerically integrating Newton’s equations of
motion. This requires calculating forces for every time step,
which is the main computational cost. While this can be par-
allelized, the integration step is inherently iterative.
The total force on each particle involves multiple terms:
non-bonded pair interactions (typically Lennard-Jones and
electrostatics), bonded interactions (e.g. bonds, angles, tor-
sions), and possibly terms like restraints or external forces.
Given particle coordinates, each term can be computed inde-
pendently (Fig. 1).
While there are good examples of MD applications with gi-
gantic systems24, the most common approach is to keep the
simulation size fixed and small to improve absolute perfor-
mance. Improving the time-to-solution thus requires strong
3scaling. Historically, virtually all time was spent computing
forces, which made it straightforward to parallelize, but well-
optimized MD engines now routinely achieve step iteration
rates at or below a millisecond8,10,11,25. Thus, the MD prob-
lem is increasingly becoming latency-sensitive where syn-
chronization, bandwidth and latency both within nodes and
over the network are becoming major challenges for homo-
geneous as well as heterogeneous parallelization due to Am-
dahl’s law. This has partly been compensated for by increas-
ing density of HPC resources where jobs rely more on intra-
node communication than the inter-node network. This in turn
has enabled a shift from coarse parallelism using MPI and do-
main decomposition to finer-grained concurrency within force
calculation tasks, which is better suited for multicore and ac-
celerator architectures.
Dense multi-GPU servers often make it possible for simu-
lations to remain on a single node, but as the performance has
improved the previous fast intra-node communication has be-
come the new bottleneck compared to the fast synchronization
within a single accelerator or CPU. As a side-effect, simula-
tions that a decade ago required extreme HPC resources are
now routinely performed on single nodes (often with amaz-
ingly cost-efficient consumer hardware). This has commodi-
tized MD simulations, but to explore biological events we de-
pend on advancing absolute performance such that individual
simulations cover dynamics in the hundreds of microseconds,
which can then be combined with ensemble-level parallelism
to sample multi-millisecond processes.
In the mid 2000s, processors hit a frequency wall and
the increases in transistor count were instead used for more
functional units, leading to multi- and manycore designs.
Specialization has enabled improvements such as wider and
more feature-rich SIMD units as well as application-specific
instructions, and recent GPUs have also brought compute-
oriented application-specific acceleration features. Compute
units however need to be fed data, but memory subsystems
and interconnects have not showed similar improvement. In-
stead, there has been an increasing discrepancy between the
speed of computation and data movement. The arithmetic in-
tensity per memory bandwidth required to fully utilize com-
pute units has increased threefold for CPUs in the last decade,
and nearly tenfold for GPUs26. In particular, most accelerators
still rely on communication over the slowly evolving PCIe bus
while their peak FLOP rate has increased five times and GRO-
MACS compute kernel performance grew by up to an order of
magnitude1. This imbalance has made heterogeneous accel-
eration and overlapping compute and communication increas-
ingly difficult. This is partly being addressed through tighter
host–accelerator integration with NVIDIA NVLink among
the first (other technologies include Intel CXL or AMD In-
finity Fabric), and this trend is likely to continue.
MD as a field was established in an era where the all-
important goal was to save arithmetic operations, which is
even reflected in functional forms such as the Lennard-Jones
potential (the power-12 repulsion is used as the square of
the power-6 dispersion instead of an expensive exponential).
However, algorithm design and parallelization is shifting from
saving FLOPS to efficient data layout, reducing and optimiz-
ing data movement, overlapping communication and com-
putation, or simply recomputing data instead of storing and
reloading. This is shifting burden of extracting performance
to the software, including authors of compilers, libraries and
applications, but it pays off with significant performance im-
provements, and the resulting surplus of FLOPS suddenly
available will enable the introduction of more accurate func-
tional forms without excessive cost.
III. PARALLELIZATION OF MD IN GROMACS
A. The structure of the MD algorithm
The force terms computed in MD are independent and ex-
pose task parallelism within each MD step. Force tasks typ-
ically only depend on positions from the previous step and
other constant data, although domain decomposition (DD)
introduces an additional dependency on the communication
of particle coordinates from other nodes. The per-step con-
currency in computing forces (Fig. 1) is a central aspect in
offload-based parallel implementations. The reduction to sum
forces for integration acts as a barrier; only when new co-
ordinates become available can the next iteration start. The
domain decomposition algorithm on the other hand exposes
coarse-grained data parallelism through a spatial decomposi-
tion of the particle system. Within each domain, finer-grained
data-parallelism is also available (in particular in non-bonded
pair interactions), but to improve absolute performance it is
the total step iteration rate in this high-level flowchart that has
to be reduced to the order of 100 µs.
B. Multi-level parallelism
Modern hardware exposes multiple levels of parallelism
characterized by the type and speed of data access and com-
munication between compute units. Hierarchical memory as
well as intra- and inter-node interconnects facilitate handling
data close to compute units. Targeting each level of paral-
lelism has been increasingly important on petascale architec-
tures, and GROMACS does so to improve performance10,22.
On the lowest level, SIMD units of CPUs offer fine-grained
data-parallel execution. Similarly, modern GPUs rely on
SIMD-like execution called SIMT (single instruction, mul-
tiple thread) where a group of threads execute in lockstep
(width typically 32–64). CPUs have multiple cores, fre-
quently with multiple hardware threads per core. Simi-
larly, GPUs contain groups of execution units (multiproces-
sors/compute units), but unlike on CPUs distributing work
across these cannot be controlled directly, which poses load
balancing challenges. On the node level, multiple CPUs com-
municate through the system bus. Accelerators are attached
to the host CPU or other GPUs using a dedicated bus. These
CPU–GPU and GPU–GPU buses add complexity in hetero-
geneous systems and, together with the separate global mem-
ory, represent some of the main challenges in a heterogeneous
setup. Finally, the network is essentially a third-level bus for
4inter-node communication. An important concern is not only
fast access on each level, but also the non-uniform memory ac-
cess (NUMA): moving data between compute units has non-
uniform cost. This also applies to intra-node buses as each ac-
celerator is typically connected only to one NUMA domain,
not to mention inter-node interconnects where the topology
can have large impact on communication latency.
The original GROMACS approach was largely focused on
efficient use of low- to medium-scale resources, in partic-
ular commodity hardware, through highly tuned assembly
(and later SIMD) kernels. The original MPI- (and PVM)
based scaling was less impressive, but in version 4.08 this
was replaced with a state-of-the-art neutral-territory domain-
decomposition27 combined with fully flexible 3D dynamic
load balancing (DLB) of triclinic domains. This is combined
with a high-level task decomposition that dedicates a subset
of MPI ranks to long-range PME electrostatics to reduce the
cost of collective communication required by the 3D FFTs,
which means multiple-program, multiple-data (MPMD) par-
allelization. Domain decomposition was initially also used for
intra-node parallelism using MPI as well as our own thread-
based MPI library implementation28. Since the DD algorithm
ensures data locality, this has been a surprisingly good fit to
NUMA architectures, but it comes with challenges related to
exposing finer-grain parallelism across cores and limits the
ability to make use of efficient data-exchange with shared
caches. Algorithmic limitations (minimum domain size) also
restrict the amount of parallelism that can be exposed in this
manner. While the design had served well, significant exten-
sions were required in order to target manycore and heteroge-
neous GPU-accelerated architectures.
The multilevel heterogeneous parallelization was born from
a redesign that extended the parallelization to separately tar-
get each level of hardware parallelism, first introduced in ver-
sion 4.610. New algorithms and programming models have
been adopted to expose parallelism with finer granularity.
Our first major change was to redesign the pair-interaction
calculation to provide a flexible and future-proof algorithm
with accuracy-based settings and load balancing capabilities,
which can target either wide SIMD or GPU architectures. On
the CPU front, SIMD parallelism is used for most major time-
consuming parts of the code. This was necessitated by Am-
dahl’s law: as the performance of non-bonded kernels and
PME improved, previously insignificant components such as
integration turned into new bottlenecks. This was made fully
portable by the introduction of the GROMACS SIMD abstrac-
tion layer, which started as the replacement of raw assembly
with intrinsics and now supports a range of CPU architectures
using 14 different SIMD instruction sets29, with additional
ones in development.
To utilize both CPUs and GPUs, intra-node paralleliza-
tion was extended with an accelerator offload layer and mul-
tithreading. The offload layer schedules GPU tasks and
data movement to ensure concurrent CPU–GPU execution
and it has evolved as more offload abilities were added.
OpenMP multithreading was first introduced to improve PME
scaling30, and later extended to the entire MD engine. To al-
low assembling larger units of computation for GPUs, we in-
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Figure 2. Execution flows of (A) single-CPU and flavors of the
CPU–GPU heterogeneous offload designs. Incremental task offload-
ing is shown for (B) short-range non-bonded interactions (green),
(C) PME (orange) and dynamic list pruning (blue cross-hatch), (D)
bonded interactions (purple), and (E) integration/constraints (gray).
With asynchronous offload, force reduction requires resolving de-
pendencies. The explicit ones are enforced through synchronization
(CPU) or asynchronous events (GPU) illustrated by black arrows.
Implicit synchronization is fulfilled by the sequential dependencies
between tasks on the CPU timeline, as well as those on the same
GPU timeline (corresponding to in-order streams).
creased the size of MPI tasks and have them run across mul-
tiple cores instead of dispatching work from a large number
of MPI ranks per node. This avoids bottlenecks in schedul-
ing and execution of small GPU tasks. Multithreading algo-
rithms have also gone through several generations with a focus
on data-locality, cache-optimizations, and load balancing, im-
proving scalability to larger thread counts. Hardware topology
detection based on the hwloc31 library is used to guide auto-
mated thread affinity setting, and NUMA considerations are
taken into account when placing threads.
For single-node CPU-only parallelism, execution is still
done with sequentially dependent tasks (Fig. 2A), which al-
lows relying on implicit dependencies and sharing output
across force calculations. Expressing concurrency (Fig. 1)
to allow parallel execution over multiple cores and GPU has
required explicitly expressing dependencies. The new de-
sign uses multi-threading and heterogeneous extensions for
handling force accumulation and reduction. On the CPU,
per-thread force accumulation buffers are used with cache-
efficient sparse reduction instead of atomic operations. This
is important e.g. for bonded interactions where a thread typ-
ically only contributes forces to a small fraction of particles
in a domain. When combined with accelerators, force tasks
can be assigned to either CPU or GPU, with additional re-
mote force contributions received over MPI. With forces dis-
tributed in CPU and GPU memories, we use a new reduction
tree to combine all contributions. Explicit dependencies of
this reduction for the single GPU case are indicated by black
arrows in Fig. 2. Fulfilling dependencies may require CPU–
GPU transfers to the compute unit that does the reduction, and
the heterogeneous schedule is optimized to ensure these over-
lap with computation (Fig. 2 panels C and D).
5IV. HETEROGENEOUS PARALLELIZATION
Asynchronous offloading in GROMACS is implemented
using either CUDA or OpenCL APIs, and has two main func-
tionalities: explicit control of CPU–GPU data movement as
well as asynchronous scheduling of concurrent task execution
and synchronization. This design aims to maximize CPU–
GPU execution overlap, reduce the number of transfers by
moving data early, keeping data on the accelerator as long as
possible, ensuring transfer is overlapping with computation,
and optimize task scheduling for the critical path to reduce
the time per step.
A. Offloading force computation
GROMACS initially chose to offload the non-bonded pair
interactions to the GPU, while overlapping with PME and
bonded interactions being evaluated on the CPU (Fig. 2B).
While this approach requires CPU resources, it has the ad-
vantage of supporting domain decomposition as well as all
functionality, since any special algorithm can execute on the
CPU22,32. When combined with DD, interactions with parti-
cles not local to the domain depend on halo exchange. This is
handled by splitting non-bonded work into two kernels: one
for local-only interactions and one for interactions that involve
non-local particles. Based on co-design with NVIDIA, stream
priority bits were introduced in the GPU hardware and ex-
posed in CUDA. This made it possible to launch non-local
work in a high priority stream to preempt the local kernel and
return remote forces early, while the local kernel execution
can overlap with communication. Currently only a single pri-
ority bit is available, but increasing this should facilitate ad-
ditional offloading; this is a less complex solution than e.g.
a persistent kernel with dynamic workload-switching. The
intra-node load balancing, together with control and data flow
of the heterogeneous setup with with short-range force offload
(non-bonded and bonded) is illustrated in Fig. 3.
The gradual shift in CPU–GPU performance balance in
heterogeneous systems1 brought the need for offloading fur-
ther force tasks to avoid the CPU becoming a bottleneck or,
from a cost perspective, not needing expensive CPUs. Con-
sequently, we added offload of PME long-range electrostatics
both in CUDA and OpenCL. PME is offloaded to a separate
stream (Fig. 2C) to allow overlap with short-range interac-
tions. The main challenge arises from the two 3D FFTs re-
quired. Simulations rely on small grids (typical dimensions
32–256), which has not been an optimization target in GPU
FFT libraries, so scaling FFT to multiple GPUs would often
not provide meaningful benefits. However, we can still allow
multi-GPU scaling by reusing our MPMD approach and plac-
ing the entire PME execution on a specific GPU. We have also
developed a hybrid PME offload to allow back-offloading the
FFTs to the CPU, while the rest of the work is done on the
GPU. This is particularly useful for legacy GPU architectures
where FFT performance can be low. Additionally, it could
be beneficial for strong scaling on next-generation machines
with high-bandwidth CPU–GPU interconnects to allow grid
transfer overlap and exploiting well-optimized parallel CPU
3D FFT implementations. The last force task to be offloaded
was the bonded interactions. Without DD, this is executed on
the same stream as the short-range non-bonded task (Fig. 2D).
Both tasks consume the same non-bonded layout-optimized
coordinates and share force output buffer. With DD, the
bonded task is scheduled on the nonlocal stream (Fig. 3) as
it is often small and not split by locality.
The force offload design inherently requires data trans-
fer to/from the GPU every step, copying coordinates to, and
forces from, the GPU prior to force reduction (black boxes
in Fig. 2B–E), followed by integration on the CPU. With
accelerator-heavy systems this can render a offload-based
setup CPU-limited. In addition, GPU compute to PCIe band-
width is also imbalanced. High performance interconnects are
not common, and typically used only for GPU–GPU commu-
nication. This disadvantages the offload design as it leaves
the GPU idle for part of each step, although this can partly be
compensated for with pair list pruning described in the algo-
rithms section. Pipelininging force computation, transfer and
integration or using intra-domain force decomposition can re-
duce the CPU bottlenecks33. However, slow CPU–GPU trans-
fers are harder to address by overlapping since computation is
faster than data movement. For this reason our recent efforts
have aimed to increasingly eliminate CPU–GPU data move-
ment and rely on direct GPU communication for scaling.
B. Offloading complete MD iterations
To avoid the data transfer overhead , GROMACS now sup-
ports executing the entire innermost iteration, including in-
tegration, on accelerators (Fig. 2E). This can fully remove
the CPU from the critical path, and reduces the number of
synchronization events. At the same time, the CPU is em-
ployed for pair search and domain decomposition (done in-
frequently), and special algorithms can use the now free CPU
resources during the GPU step. In addition to the force tasks
performed on the GPU, the data ownership for the particle
coordinates, velocities and forces is now also moved to the
GPU. This allows shifting the previous parallelization trade-
off and minimize GPU idle time. The inner MD loop however
still supports forces that are computed on the CPU, and often
the cycle of copying the data from/to the GPU and evaluat-
ing these forces on the CPU takes less time than the force
tasks assigned to the GPU (Fig. 2E). The CPU can now be
considered a supporting device to evaluate forces not imple-
mented on GPU (e.g. CMAP corrections), or those not well-
suited for GPU evaluation (e.g. pulling forces acting on a sin-
gle atom). This keeps the GPU code base to a minimum and
balances the load by assigning a different set of tasks to the
GPU depending on the simulation setup and hardware con-
figuration. This is highly beneficial both for high-throughput
and multi-simulation experiments on GPU-dense compute re-
sources or upgrading old systems with a high-end GPU. At
the same time, it also allows making efficient use of com-
munication directly between GPUs, including dedicated high-
bandwidth/low-latency interconnects where available. In our
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most recent implementation, data movement can be automati-
cally routed directly between GPUs instead of staging com-
munication through CPU memory. When a CUDA-aware
MPI library is used, communication operates directly on GPU
memory spaces. Our own thread-MPI implementation relies
on direct CUDA copies. Additionally, by exchanging CUDA
events, it can use stream synchronization across devices which
allows fully asynchronous communication offload leaving the
CPU free from both compute and coordination/wait. The
external MPI implementation requires additional CPU–GPU
synchronization prior to communication, but allows the new
functionality to be used across multiple nodes. Much of the
GPU–GPU communication, either between short-range tasks
or between short-range and PME tasks, is of a halo exchange
nature where non-contiguous coordinates and forces are ex-
changed, which requires GPU buffer packing and unpacking
operations. In particular for this, keeping the outer loop of do-
main decomposition and pair search on the CPU turns out to
be a clear advantage, since the index map building is a some-
what complex random access operation, but once complete
the data is moved to the accelerator and reused across multi-
ple simulation time steps.
V. ALGORITHM DETAILS
A. The cluster pair algorithm
The Verlet list34 and linked cell list35 algorithms for finding
particles in spatial proximity and constructing lists of short-
range neighbors were some of the first algorithms in the field
and are cornerstones of MD. However, while the Verlet list
exposes a high degree of parallelism its traditional formula-
tion expresses this in an irregular form, which is ill-suited for
SIMD-like architectures. To reduce the execution imbalance
due to varying list lengths, padding36 or binning18 have been
used. However, the community has largely converged on re-
formulating the problem by grouping interactions into fixed
size work units instead.9,13,21,33,37,38
A common approach is to assign different i-particles to
each SIMT thread requiring a separate j particle loaded for
each pair interaction. This leads to memory access divergence
which becomes a bottleneck in SIMD-style implementations,
even with arithmetically intensive interactions.39 Sorting par-
ticles to increase spatial locality for better caching improves
performance15,40–42, but the inherently scattered access is still
inefficient. Early efforts used GPU textures18,43 to improve
data reuse, but this is hard to control as the effectiveness de-
pends on the size of the j-lists relative to cache.
Given the need for increasing the arithmetic-to-memory op-
eration ratio, we formulated an algorithm that regularizes the
problem and increases data reuse. The goal is to load j-
particle data as efficiently and rarely as possible and reuse it
for multiple i-particles, roughly similar to blocking algorithms
in matrix-matrix multiplication. Our cluster pair algorithm
uses a fixed number of particles per cluster, and pairs of such
clusters rather than individual particles are the unit of comput-
ing short-range interactions. Hence, we compute interactions
between i-clusters of N particles and a list of j-clusters each
of M particles. M is adjusted to the SIMD width while N al-
lows balancing data reuse with register usage. In addition to
a data layout that allows efficient access, and that N×M in-
teractions are calculated for every load/store, the algorithm is
easy to adapt to new architectures or SIMD widths. Since the
algorithmic efficiency will be higher for smaller clusters, we
can also place two sets of the N i-cluster particles in a wide
SIMD register of length 2M, which our SIMD layer supports
on all hardware where sub-register load/store operations are
efficient. The clusters and pair list are obtained during search
using a regular grid in x and y dimensions but binning the
7resulting z columns into cells with fixed number of particles
(in contrast to fixed-size cells) that define our clusters (Fig. 4,
left). The irregular 3D grid is then used to build the cluster
pair list9.
Following the approach used for CPU SIMD, choosing M
to match the GPU execution width may seem suitable. How-
ever, as GPUs typically have large execution width, the re-
sulting cluster size would greatly increase the fraction of zero
interactions evaluated. The raw FLOP-rate would be high, but
efficiency low. To avoid this, our GPU algorithm calculates
interactions between all pairs of an i− j cluster pair instead
of assigning the same i- and different j-particles to each GPU
hardware thread. Hence, we adjust N ×M to the GPU exe-
cution width. However, evaluating all N×M interactions of
a cluster pair in parallel would eliminate the i-particle data
reuse. The arithmetic intensity required to saturate modern
processors is quite similar across the board26,44, so restoring
data reuse is imperative. We achieve this by introducing a
super-cluster grouping (Fig. 4). A joint pair list is built for
the super-cluster as the union of j-clusters that fall in the in-
teraction sphere of any i-cluster. This improves arithmetic
saturation at the cost of some pairs in the list not containing
interacting particles, since all j-clusters are not shared. To
minimize this overhead, the super-clusters are kept as com-
pact as possible, and the search is optimized to obtain close
to cubic cluster geometry – we use an eight-way grouping
obtained from a 2× 2× 2 cell grouping on the search grid.
Even so, the joint j-list would lead to substantial overhead if
interactions were computed with all clusters, similarly to the
challenge with large regular tiling. We avoid this elegantly by
skipping cluster pairs with no interacting particles based on
an interaction bitmask stored in the the pair list. This is illus-
trated in Fig. 4 where lighter-shaded j-clusters do not interact
with some of the i-clusters; e.g. jm can be skipped for i1–i3.
As M×N is adjusted to match the execution width, the inter-
action masks allow efficient divergence-free skipping of entire
cluster pairs. Our organization of pair-interaction calculation
is similar to that used by others14,38, with the key difference
that those approaches rely on larger fixed size tiles and use
other techniques to reduce the impact of large grouping.
The interaction mask describes a j− i relationship, swap-
ping the order of the standard i− j formulation. Consequently,
the loop order is also swapped and our GPU implementa-
tion uses an outer loop over the joint j-cluster list and inner
loop over the eight i-clusters. This has two main benefits:
First, 8 bits per j-cluster is sufficient to encode the interac-
tion mask, instead of needing variable-length structure. Sec-
ond, the force reduction becomes more efficient. Since we
utilize Newton’s third law to only calculate interactions once,
we need to reduce forces both for i- and j-particles. At the
end of an outer j iteration, all interactions of the j-particles
loaded will have been computed and the results can be reduced
and stored. At the same time, accumulating the i-particle par-
tial forces requires little memory (8× 8 forces) and can be
done in registers. Self-exclusions are handled in the interac-
tion kernels while force-field exclusions are stored in the list
with j-clusters as bitmasks and enforced simultaneously with
the interaction cut-off, just as the interaction masks9. In our
typical target systems, on average approximately four of the
eight i-clusters contain interactions with j particles. Hence,
about half of the inner loop checks result in skips, and we have
observed these to cost 8–12%, which is a rough estimate of
the super-cluster overhead. In comparison, the normal cut-off
check has at most 5–10% cost in the CUDA implementation.
For PME simulations, we calculate the real-space Ewald
correction term in the kernel. On early GPU architectures (and
CPUs with low FMA FLOPS) tabulated F · r is most efficient.
On all recent architectures, we have instead developed an an-
alytical function approximation of the correction force. This
yields better performance as it relies on FMA arithmetics de-
spite the > 15% increase in kernel instruction count.
Multiprocessor-level parallelism is provided by assigning
each thread block a list element that computes interactions of
all particles in a super-cluster. To avoid conditionals, sepa-
rate kernels are used for different combinations of electrostat-
ics and Lennard-Jones interactions and cut-offs, and whether
energy is required or not. The cluster algorithm has been im-
plemented both in CUDA and OpenCL and tuned for multiple
GPU architectures. On NVIDIA and recent AMD GPUs with
32-wide execution we use an 8×4 cluster setup, for 64-wide
execution on AMD 8×8, and on Intel hardware with 8-wide
execution a 4×2 setup, all with 8-way super-clustering.
B. Algorithmic work efficiency and pair-list buffers
The cluster algorithm trades computing interactions known
to evaluate to zero for improved execution efficiency on
SIMD-style architectures. To quantify the amount of addi-
tional work, we calculate the parallel work efficiency of the
algorithm as fraction of non-zero interactions evaluated, It is
worth noting that this metric is ≤ 1 even for the standard Ver-
let algorithm as any finite buffer contains non-interacting par-
ticles (Fig. 5). In the cluster algorithm this is augmented with
particles outside the buffered sphere, but where another parti-
cle in the cluster falls inside it (Fig. 4). The work-efficiency
depends on the cut-off, buffer size, and geometry/size of the
clusters that is optimized during search. The cost of this
search is the reason why absolute performance still benefits
from larger buffers, just as kernel execution efficiency bene-
fits from cluster size.
The improved computational efficiency offsets the algorith-
mic work-efficiency trade-off for all modern architectures9.
Moreover, particles in the pair list that fall outside the buffered
cut-off can be made use of: these provide an extra implicit
buffer that allows using a shorter explicit buffer when evalu-
ating pair interactions while maintaining the accuracy of the
algorithm. One example of a cluster contributing to the im-
plicit buffer is illustrated in Fig. 4. Making use of this implicit
buffer increases the practical parallel efficiency relative to the
standard particle-based algorithm. With a box of SPC/E wa-
ter where a 0.9nm cut-off pair list is reconstructed every 40
steps, the 1× 1 setup requires a buffer of 0.218nm to reach
the same error tolerance as the 8× 4 cluster setup achieves
with a 0.105nm buffer.
We believe this is a striking example of the importance of
8i1 i1
i3 i4
i2
jm 
Figure 4. Cluster pair setups with four particles (N = 4, M = 4). Left: CPU/SIMD-centric setup. All clusters with solid lines are included
in the pair list of cluster i1 (green). Clusters with filled circles have interactions within the buffered cut-off (green dashed line) of at least
one particle in i1, while particles in clusters intersected by the buffered cut-off that fall outside of it represent an extra implicit buffer. Right:
Hierarchical super-clusters on GPUs. Clusters i1–i4 (green, magenta, red, and blue) are grouped into a super-cluster. Dashed lines represent
buffered cut-offs of each i-cluster. Clusters with any particle in any region will be included in the common pair list. Particles of j-clusters
in the joint list are illustrated by discs filled in black to gray; black indicates clusters that interact with all four i-clusters, while lighter gray
shading indicates a cluster only interacts with 1–3 i-cluster(s), e.g. jm only with i4.
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Figure 5. Algorithmic work-efficiency of the particle (1× 1) and
cluster (8× 4) Verlet approaches, defined as the fraction of interac-
tions calculated that are within the actual cut-off, shown as function
of buffer size for three common cut-off distances. The trade-off is
that larger cluster sizes enable greater computational efficiency, and
increased buffers enable longer reuse of the pair list.
moving to tolerance-based settings instead of rule-of-thumb
or heuristics to control accuracy. All algorithms in a simu-
lation affect the accuracy of the final results, and while the
acceptable error varies greatly between problems, it will be
dominated by the worst part of the algorithm – there is little
benefit from evaluating only some parts more accurately. To
control the effect of missing pair interactions close to the cut-
off, our implementation estimates the Verlet buffer for a given
upper bound for the error in the energy. The estimate is based
on the particle masses, temperature, pair interaction functions
and constraints, also taking into account the cluster setup and
its implicit buffering9. Since first introduced, we have refined
the buffer estimate to account for constrained atoms rotating
around the atom they are constrained to rather than moving
linearly, which allows tighter estimates for long list lifetimes.
The upper bound for the maximum drift can be provided by
the user as a tolerance setting in the simulation input. We use
0.005kJ/mol/ps per atom as default, but the tolerance and
hence drift can be arbitrarily small. For the default setting, the
implicit buffer turns out to be sufficient for a water system or
solvated biomolecule with PME electrostatics and 20fs pair-
list update intervals, and no extra explicit buffer is thus re-
quired in this case. The actual energy drift caused by these
settings is 0.0001kJ/mol/ps per atom, a factor of 5 smaller
than the upper bound. For comparison, typical constraint al-
gorithms result in drifts around 0.0002 kJ/mol/ps per atom,
so being significantly more conservative than this will usually
not improve the overall error in a simulation.
We see several advantages to this approach, and would ar-
gue the field in general should move to requested tolerances
instead of heuristic settings. First, the user can set a single
parameter that is easier to reason about and that will be valid
across systems and temperatures. Second, it will enable in-
novation in new algorithms that maintain accuracy (instead of
performance improvements becoming a race towards the least
accurate implementation). Finally, since other parameters can
be optimized freely for the input and run conditions, we can
make use if this for advanced load balancing to safely devi-
ate from classical setups by relying on maintaining accuracy
rather than arbitrary settings as described below.
C. Non-bonded pair interaction kernel throughput
The throughput of the cluster-based pair interaction algo-
rithm depends on the number of interactions per particle,
hence particle density. This varies across applications, from
coarse-grained to all-atom bio-molecular systems or liquid-
crystal simulations. The effective pair throughput (counting
only non-zero interactions) is also influenced by the buffer
length and the conditionally-enforced cut-off in the GPU ker-
nels. When comparing CUDA GPU and AVX512 CPU ker-
nels with same-size clusters (identical work-efficiency), the
raw throughput reaches peak performance already from∼150
pairs per particle on the CPU, while the GPU does not satu-
rate until ∼1000 pairs (Fig. 6). This is explained by the in-
creasing i-particle data reuse with longer j-lists. The effec-
tive pair throughput shows a monotonic increase, since more
pairs will be inside the cut-off with more particles in the in-
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Figure 6. Non-bonded pair interaction throughput of CUDA GPU
and AVX512 CPU kernels as a function of particles in the half cut-off
sphere. The raw throughput includes zero interactions, while effec-
tive throughput only counts non-zero interactions. Pair ranges typical
to all-atom and coarse-grained/gas simulations are indicated. Mea-
surements were done using a 157k particle Lennard-Jones system to
minimize input size effects (density ρ = 26nm−3, σ = 0.3345nm).
Hardware: NVIDIA V100 PCIe GPU, Intel Xeon Gold 6148 CPU.
teraction range, as expected from Fig. 5. For typical all-atom
simulations, the effective GPU kernel throughput gets close to
100 Ginteractions/s while the corresponding throughput on a
20-core CPU is an order-of-magnitude lower.
To provide good performance for small systems and enable
strong scaling, it is important to achieve high kernel efficiency
already at limited particle counts. To illustrate performance as
a function of system size for all-atom systems, Fig. 7 shows
actual pair throughput for SPC/E water systems with 1 nm cut-
off, Ewald electrostatics, 40 step search frequency and default
tolerances. The GROMACS CPU kernels achieve peak per-
formance already around 3000 atoms (using up to 40 threads),
and, apart from the largest devices, within 10% of peak GPU
pair throughput is reached around 48k atoms. GPU through-
put is up to seven-fold higher at peak than on CPUs and al-
though it suffers significantly with smaller inputs (up to five-
fold lower than peak), for all but the very smallest systems the
GPU kernels reach higher absolute throughput. The challenge
for small systems is the overhead incurred from kernel invo-
cation and other fixed-cost operations. Pair list balancing also
comes at a slight cost, and while it is effective when there are
enough lists to split, it is limited by the amount of work rela-
tive to the size of the GPU. The sub-10k atom systems simply
do not have enough parallelism to execute in a balanced man-
ner on the largest GPUs. In contrast, CPU kernels exhibit a
slight decrease for large input due to cache effects.
D. The pair list generation algorithm
GROMACS uses a fixed pair list lifetime instead of heuris-
tic updates based on particle displacement, since the Maxwell-
Boltzmann distribution of velocities means the likelihood of
requesting a pair list update at a step approaches unity as the
size of the system increases. In addition, the accuracy-based
buffer estimate allows the pair search frequency to be picked
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Figure 7. Force-only pair interaction kernel performance as a func-
tion of input size. The throughput indicates how CPU kernels have
less overhead for small systems, while GPU kernels achieve sig-
nificantly higher throughput from moderate inputs sizes. Multiple
generations of consumer and professional CPU and GPU hardware
are shown; CUDA kernels are used on NVIDIA GPUs, OpenCL on
AMD, AVX2 and AVX512 on the AMD and Intel CPUs, respec-
tively. All cores and threads were used for CPUs.
freely (it will only influence the buffer size), unlike the classi-
cal approach that requires it to be carefully chosen considering
simulation settings and run conditions.
We early decided to keep the pair search on the CPU. Given
the complex algorithms involved, our main reason was to
ensure parallelization, portability and ease of maintenance,
while getting good performance (reducing GPU idle time)
through algorithmic improvements. The search uses a SIMD-
optimized implementation and, to further reduce its cost, the
hierarchical GPU list is initially built using cluster bounding-
box distances avoiding expensive all-to-all particle distance
checks9. A particle-pair distance based list pruning is car-
ried out on the GPU which eliminates non-interacting cluster
pairs. This can also further adapt the setup to the hardware
execution width by splitting j-clusters; e.g. for current Intel
GPUs the search produces a 4×4 cluster setup (Fig. 4) which
is pruned into 4× 2 for 8-wide execution. Initial pruning is
done the first time the list is processed by a special version of
the kernel (using warp collectives for low extra cost), and the
pruned list is reused for consecutive MD steps. Depending on
the cut-off and buffer length, pruning reduces the list size by
50–75%.
E. Dual pair list with dynamic pruning
Domain decomposition and pair list generation rely on ir-
regular data access, and their performance has not improved at
the same rate as compute kernels. Trading their cost for more
pair interaction work through increasing the search frequency
has drawbacks. First, as the buffer increases the overhead be-
comes large (Fig. 5). The trade-off is also sensitive to inputs
and runtime conditions, with a small optimal window. In or-
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der to address this, we have developed an extension to the
cluster algorithm with a dual pair list setup that uses a longer
outer and a short inner list cut-off. The outer list is built very
infrequently, while frequent pruning steps produce a pair list
based on the inner cut-off, typically with close to zero explicit
buffer. As pruning operates on regularized particle data lay-
out produced by the pair search, it comes at a much lower cost
(typically < 1% of the total runtime) than using a long buffer-
based pair list in evaluating pair interactions. This avoids the
previous trade-off and reduces the cost of search and DD with-
out force computation overhead. With GPUs, pruning is done
in a rolling fashion scheduled in chunks between force com-
putations of consecutive MD steps, which allows it to overlap
other work such as CPU integration (Fig. 3).
F. Multi-level load balancing
Both data and task decomposition contribute to load im-
balance on multiple levels of parallelism. Sources of data-
parallel imbalance include inherently irregular pair interac-
tion data (varying list sizes), non-uniform particle density (e.g.
membrane protein simulations using united-atom lipids) re-
sulting in non-bonded imbalance across domains, and non-
homogeneously distributed bonded interactions (solvent does
not have as many bonds as a protein). With task-parallelism
when using MPMD or GPU offload, task load imbalance is
also a source of imbalance between MPI ranks or CPU and
GPU. Certain algorithmic choices like pair search frequency
or electrostatics settings can shift load between parts of the
computation, whether running in parallel or not.
In particular for small systems it is a challenge to balance
work between the compute units of high-performance GPUs.
Especially with irregular work, there will be a kernel “tail”
where only some compute units are active, which leads to in-
efficient execution. In addition, with small domains per GPU
with DD there may be too few cluster lists to process in a bal-
anced manner. To reduce this imbalance and the kernel tail
it would be desirable to control block scheduling, but this is
presently not possible on GPUs45. Instead, we tune schedul-
ing indirectly through indexing order. The GPU pair inter-
action work is reshaped by sorting to avoid long lists being
scheduled late. In addition, when the number of pair lists is
too low for efficient execution for given hardware, we heuris-
tically split lists to increase the available parallelism.
Kernel tail effects can be also be mitigated by overlapping
compute kernels. This requires enough concurrent work avail-
able to fill idle GPU cores and that it is expressed such that
parallel execution is possible. GPU APIs do not allow fine-
grained control of kernel execution and instead the hardware
scheduler decides on an execution strategy. By using multiple
streams/queues with asynchronous event-based dependencies,
our GPU schedule is optimized to maximize the opportunity
for kernel overlap. This reduces the amount of idle GPU re-
sources due to kernel tails as well as those caused by schedul-
ing gaps during a sequence of short dependent kernels (e.g.
the 3D-FFT kernels used in PME).
With PME electrostatics, the split into real and reciprocal
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Figure 8. CPU–GPU load balancing between short- and long-range
non-bonded force tasks used. The PME load balancing seeks to min-
imize total wall-time, here at 1.226 nm (green dashed circle), by
increasing the electrostatics direct-space cut-off while also scaling
PME grid spacing. This shifts load from the CPU PME task (blue
dashed) to the non-bonded GPU task (red). System: Alcohol de-
hydrogenase (95k atoms, 0.9 nm cut-off, default buffer tolerance).
Hardware: Intel Core i7-5960X CPU, NVIDIA GTX TITAN GPU.
space provides opportunities to rebalance work at constant
tolerance by scaling the cut-off together with the PME grid
spacing46. This was first introduced as part of or MPMD
approach with an external tool11. This load balancing was
later automated and implemented as an online load balancer22,
originally to allow shifting work from the CPU to the GPU.
This approach now works remarkably well also with dedicated
PME ranks both in CPU-only runs and when using multiple
GPUs. The load balancer is automatically triggered at startup
and scans through cut-off and PME grid combinations (Fig. 8)
using CPU cycle counters to find the highest-performance al-
ternative. The load balancer typically converges in a few thou-
sand steps, apart from noisy environments such as multi-node
runs with network contention. Significant efforts have been
made to ensure the robustness of the algorithm. It accounts
for measurement noise, avoids cache effects, mitigates inter-
ference of CPU/GPU frequency scaling, and it reduces unde-
sirable interaction with the DD load balancer (which could
change the domain size while the cut-off is scaled).
Nevertheless, load balancing comes with a trade-off in
terms of increased communication volume. In addition, lin-
earithmic (FFT) or linear (kernel) time-complexity reciprocal-
space work is traded for quadratic time complexity real-space
work (Fig. 8). To mitigate waste of energy we impose a cut-
off scaling threshold to avoid increasing GPU load in heavily
CPU-bound runs. The performance gain from PME load bal-
ancing depends on the hardware; with balanced CPU–GPU
setups it is up to 25%, but in highly imbalanced cases much
larger speedups can be observed32.
The dual pair list algorithm allows us to avoid most of the
drawbacks of shifting work to direct space, since the list prun-
ing is significantly cheaper than evaluating interactions. This
makes the balancing less sensitive and easier to use, and where
the previous approach saturated around pair list update inter-
vals of 50-100 steps, the dual list with pruning can allow hun-
dreds of steps, which is particularly useful in reducing CPU
11
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Figure 9. Performance evolution of GROMACS from the first ver-
sion with heterogeneous parallelism support on identical hardware.
Performance is shown for the 142k atom GluCl benchmark on two
hardware configuration with varying CPU–GPU balance using one
Intel Xeon E5 2620v4 CPU and NVIDIA GeForce GTX 1080 / GTX
1080Ti GPUs.
load to maximize GPU utilization in runs that offload the en-
tire inner iteration (Fig. 3).
Finally, the domain decomposition achieves load balanc-
ing by resizing spatial domains, thereby redistributing parti-
cles between domains and shifting work between MPI ranks.
With force offload the use of GPUs is largely transparent to
the code, but extensions to the DLB algorithm were necessary.
Support for timing concurrent GPU tasks is limited, in partic-
ular in CUDA. We account for GPU work in DLB through the
wall-time the CPU spends waiting for results, labeled accord-
ingly on the CPU timeline in Fig. 3. However, this can in-
troduce jitter when a GPU is assigned to multiple MPI ranks.
GPUs are not partitioned across MPI ranks, but work is sched-
uled in an undefined order and executed until completion (un-
less preempted). Hence, the CPU wait can only be system-
atically measured on some of the ranks sharing a GPU while
not on others. This leads to spurious imbalance and to avoid it
we redistribute the CPU wall-time spent waiting for the GPU
evenly across the MPI ranks assigned to the same GPU to re-
flect the average GPU load and eliminate execution order bias.
VI. PERFORMANCE BENCHMARKS
Faster hardware has been a blessing for simulations, but
as shown in Fig. 9 the improvements in algorithms and soft-
ware described here have at least doubled performance for the
same hardware even for older cost-efficient GPU hardware,
and with latest-generation consumer cards the improvement
is almost fourfold over the last five years. Given the low-
end CPU and high-end GPU combination, new offload modes
bring significant performance improvements when offloading
either only PME or the entire inner iteration to the accelerator.
Figure 10 shows the impact of different offload setups for
single-GPU runs. As expected, the CPU-only run scales with
the number of cores. When the non-bonded task is offloaded,
the performance increases significantly for both systems, but
it does not saturate even when using all cores - indicating the
CPU is oversubscribed. This is confirmed by the large jump
in performance when the PME task too is offloaded. The GPU
now becomes the bottleneck for computations, and the curves
saturate when enough CPU cores are used - adding more
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Figure 10. Single-GPU performance for (A) RNAse (24k atoms) and
(B) GluCl ion channel (142k atoms) systems, both with AMBER99
force-field. Different offload setups are illustrated, with the tasks
assigned to the GPU listed in the legend. Hardware: AMD Ryzen
3900X, NVIDIA GeForce RTX 2080 Super.
will not aid performance. Consequently, when the bonded
forces are also offloaded, there is a performance regression,
in particular for the membrane protein system with lots of tor-
sions. (Figure 10B). With GPU force tasks taking longer than
the CPU force tasks, the data transfers between host and de-
vice are no longer effectively overlapping with compute tasks.
This is solved by offloading the entire innermost MD loop,
including coordinate constraining and updating. This leads to
another significant jump in performance, despite the CPU now
being mostly idle. To make use of this idle resource, one can
move the bonded force evaluation from the GPU back to the
CPU. This is beneficial when the entire cycle is faster than the
evaluation of non-bonded and PME forces on the GPU. For all
results the cross-over points will depend on the system, but it
is generally faster to evaluate bonded forces on the CPU when
apart from very dense systems where only a single CPU core
is available per GPU.
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Figure 11. Ensemble run cumulative performance as a function of
number of Accelerated Weight Histogram walkers executed simul-
taneously for different offload scenarios. The benchmark system
is aquaporin (109992 atoms per ensemble member, CHARMM36
force-field). The performance was measured on a dual Intel Xeon
E5-2620 v4 CPU server with four NVIDIA GeForce GTX 1080
GPUs (A) and four NVIDIA GeForce RTX 2080 GPU (B).
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Although it is common to run a single simulation per GPU,
it is often not the best way of maximizing cumulative through-
put since the options to overlap data transfers between CPU
and GPU with computational tasks are limited. One way to
increase the efficiency even further is to run many uncou-
pled or loosely coupled trajectories simultaneously on a sin-
gle GPU. In this case, compute tasks from one trajectory can
overlap with the data transfers in another. Figure 11 shows
benchmarks for the case of ensemble simulations using the
Accelerated Weight Histogram (AWH) method47 on a single
node equipped with two CPUs and four GPUs. With medium-
performance GPUs, the best performance is achieved when a
CPU is used for computing the bonded forces, with everything
else evaluated on the GPU (Figure 11A), and the most efficient
throughput is obtained with four ensemble members running
on each GPU. Using the GPU for the full MD loop is still the
second best case when only a single run is executed on the
GPU, but for many runs per GPU there are more options for
overlapping transfer and compute tasks when using the CPU
for updates (integration) and/or bonded forces. However, for
the somewhat older GPUs the difference between the worst-
and best-performing cases is only about 25%. When pairing
the same older CPUs with recent GPUs ((Figure 11B), the
balance changes appreciably, and it is no longer justified to
use the CPUs even for the lightest compute tasks. Performing
all tasks on the GPU more than doubles performance com-
pared to leaving updates and bonded forces on the CPU. An-
other advantage is that the throughput does not change signif-
icantly with more ensemble members per GPU, which allows
for greater flexibility, not to mention the absolute performance
will always be highest when only a single ensemble member
is assigned to each GPU.
Finally, the work on direct GPU communication now also
enables quite efficient multi-GPU scaling combined with out-
standing absolute performance. Fig. 12 illustrates the effect
of the direct GPU communication optimizations on perfor-
mance through results from running the Satellite tobacco mo-
saic virus (STMV) benchmark (1M atoms, 2 fs steps) on up
to four compute nodes, each equipped with four NVIDIA
Telsa V100 GPUs per node. Intra-node communication uses
NVLink and inter-node communication MPI over Infiniband.
We believe this configuration is a good match to emerging
next-generation HPC systems, which have a focus on good
balance for mixed workloads. When using reaction-field in-
stead of PME, the scaling is excellent all the way to 16 GPUs.
While this is a less common choice for electrostatics, it high-
lights the efficiency and benefits of the GPU halo exchange
combined with GPU update, and shows the performance and
scaling possible when avoiding the challenges with small 3D
FFTs, extra communication between direct- and reciprocal-
space GPUs, and task imbalance inherent to PME. When us-
ing PME electrostatics, the relative scaling is good up to 8
GPUs (50% efficiency) when the GPU halo exchange is com-
bined with the direct GPU PME task communication, and
there are again clear benefits from combination with the GPU
update path. Beyond this we are currently limited by the re-
striction of a single PME GPU when offloading lattice sum-
mation, which becomes a bottleneck both in terms of commu-
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Figure 12. Multi-GPU and multi-node scaling performance STMV
benchmark (1M atoms). Performance when using staged commu-
nication through the CPU, direct GPU communication, and the ad-
ditional benefit of GPU integration are shown. Left: When using
reaction-field to avoid lattice summation, the scaling is excellent and
we achieve iteration rates around 1 ms of wallclock time per step over
4 nodes with 4 GPUs each. Right: With PME, the scaling currently
becomes limited by the use a single PME GPUs for offloading, but
the absolute performance is high (despite the different scales). All
runs use 1 MPI task per GPU, except the 2-GPU PME runs that use
4 MPI ranks to improve task balance.
nication and imbalance in computation. However, we believe
the absolute performance of 55 ns/day is excellent.
VII. DISCUSSION
Microsecond-scale simulations have not only become rou-
tine but eminently approachable with commodity hardware.
However, it is only the barrier of entry that has been low-
ered. Bridging the time-scale gap from hundreds of microsec-
onds to millisecond in single-trajectories still requires special-
purpose hardware48,49. Nevertheless, general-purpose codes
have unique advantages in terms of flexibility, adaptability and
portability to new hardware – not to mention it is relatively
straightforward to introduce new special algorithms e.g. for
including experimental constraints in simulations. There are
also great opportunities with using massive-scale resources
for efficient ensemble simulations where the main challenge
is cost-efficient generation of trajectories. Hence, we believe
that a combination of new algorithms, efficient heterogeneous
parallelization and large-scale ensemble algorithms will char-
acterize MD in the Exascale era - and performance advances
in the core MD codes will always multiply the advances ob-
tained from new cleaver sampling algorithms.
The flexibility of the GROMACS engine comes with chal-
lenges both for developers and users. There is a range of op-
tions to tune, from algorithmic parameters to parallelization
settings, and many of these are related to fundamental shifts
towards much more diverse hardware that the entire MD com-
munity has to adapt to. Our approach has been to provide a
broad range of heuristics-based defaults to ensure good perfor-
mance out of the box, but by increasingly moving to tolerance-
based settings we aim to both improve quality of simulations
and make life easier for users. Still, efficiently using a multi-
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tude of different hardware combinations for either throughput
or single long simulations is challenging. As described here,
many of the steps have been automated, but to dynamically
decide e.g. the algorithm to resource mapping in a complex
compute node (or what code flavor to use) requires a fully
dynamic auto-tuning approach45. Developing a robust auto-
tuning framework and integrating it with the multi-level load
balancers is especially demanding due to complex feature set
and broad use-cases of codes such as GROMACS, but it is
something we are working actively on.
To reach performance for which ASICs are needed today,
MD engines need to be capable of < 100µs iterations. Such it-
eration rates are possible with GROMACS for small systems,
like the villin headpice (∼5000 atoms)50. Reaching this per-
formance for larger systems like membrane proteins with hun-
dreds of thousands of atoms will require a range of improve-
ments. In terms of parallelization in GROMACS, improving
the efficiency of GPU task scheduling, CPU tasking and bet-
ter overlap of communication are necessary. When it comes
to algorithms, we expect PME to remain the long-range in-
teraction method of choice at low scale, but the limitations of
the 3D FFT many-to-many communication for strong scaling
requires a new approach. With recent extensions to the fast
multipole method51, we expect it to become the algorithm
of choice for the largest parallel runs. Future technological
improvements, including faster interconnects and closer on-
chip integration as well as advances in both traditional3,52 and
coarse-grained reconfigurable architectures53 could allow get-
ting closer to this performance target.
We expect to see several of these advancements in the fu-
ture. In the mean time, we believe the present GROMACS
implementation provides a major step forward in terms of ab-
solute performance as well as relative scaling by being able
to use almost arbitrary-balance combinations of CPU and
GPU functional units. It is our hope this will help enable a
wide range of scientific applications on everything from cost-
efficient consumer GPU hardware to large HPC resources.
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